The verilog backend is still at early alpha and not yet ready to use.
my_port_name
for variable naming.clk
: clockrst
: resetin
: input portout
: output porten
: enable signaladdr
: address portvalid
: valid signal in FIFO handshake.ready
: ready signal in FIFO handshake.